View L3234_2174428.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

this is advanced information on a new product now in development or undergoing evaluation. details are subject to change without notice. janauary 1995 highly integrated subscriber line interface kit for pabx and key sys- tem applications implements all key elements of the borscht function integrated zero crossing balanced ringing injection eliminates exter- nal relay and centralised ringing generator zero noise injected on adjacent lines during ringing sequence low power in standby and active modes battery feed with programmable limiting current parallel latched digital interface signalling functions (off hook, gnd-key) low number of external compo- nents integrated thermal protection integrated over current protec- tion 0 c to 70 c: L3234/l3235 -40 c to 85 c: L3234t/l3235t description the L3234/l3235 is a highly integrated slic kit targeted to pabx and key system applications the kit integrates the majority of functions re- quired to interface a telephone line. the L3234/l3235 implements the main features of the broths function: - battery feed (balanced mode) - ringing injection - signalling detection - hybrid function the kit comprises 2 devices, the L3234 r inging injector fabricated in bipolar in 140v technology. its function is to amplify and inject in balanced mode with zero crossing the ringing signal. the device requires an external positive supply of 100v and a low level sinusoid of approx. 950mvrms. the l3235 line feeder is integrated in 60v bipolar technology. the l3235 provides battery feed to the line with programmable current limitation. the two to four wire voice frequency signal conversion is implemented by the l3235 and line terminating and balance impedances are externally programmable. the L3234/l3235 kit is designed for low power dissipation. in a short loop condition the extra power is dissipated on an external transistor. the kit is controlled by five wire parallel bus and interfaces easily to all first and programmable second generation combos. (see figg. 1 and 2) heptawatt ordering number: L3234 plcc28 ordering number: l3235 L3234 l3235 highly integrated slic kit targeted to pabx and key system applications 1/26
figure 1: typical application circuit with second generation combo for complete subscriber circuit (protection-slic-combo) L3234 - l3235 2/26
figure 2: typical application circuit with first generation combo for complete subscriber circuit (protection-slic-combo) L3234 - l3235 3/26
description the L3234 is a monolithic integrated circuit which is part of a kit of solid state devices for the sub- scriber line interface. the L3234 sends a r inging signal into a two wires analog telephone line in balanced mode. the ac ringing signal amplitude is up to 60vrms, and for that purpose a positive supply voltage of +100v shall be available on the subscriber card. the L3234 receives a low amplitude ringing sig- nal (950mvrms) and provide the voltage/current amplification (60vrms/70ma) when the enable in- put is active (cs > 2v). in disable mode (cs < 0.8v) the power consumption of the chip is very low (<14mw). the circuit is designed with a high voltage bipolar technology (v ceo > 140v / v cbo > 250v). the package is a moulded plastic power package (heptawatt) suitable also for surface mounting. heptawatt block diagram L3234 solid state ringing injector L3234 - l3235 4/26
1 2 3 4 5 6 7 d94tl131 out2 v100 out1 gnd vcc cs va pin connection (top view) absolute maximum ratings symbol parameter value unit v100 positive power supply voltage +120 v v cc 5v power supply voltage 5.5 v v a low voltage ringing signal (with v100 = 120vdc) 1.4 vrms cs logical ring drive input v cc t j max. junction temperature 150 o c t stg storage temperature -55 to +150 o c operating range symbol parameter value unit v100 high power supply voltage 95 to 105 v v cc low power supply voltage 5 5% v v a low voltage ringing signal 600 to 950 within 10hz - 100hz vrms t op operating temperature for L3234 L3234t 0 to 70 -40 to 85 c c t jop max. junction operating temperature (due to thermal protection) 130 c note: operating ranges define those limits between which the functionality of the device is guaranteed. thermal data symbol description value unit r th j-case r th j-amb thermal resistance junction-case thermal resistance junction-ambient max. max. 4 50 o c/w o c/w pin description pin name description 1 va low voltage ringing signal input 2 cs logical ring drive input 3v cc +5v low power supply 4 gnd common analog-digital ground 5 out1 ringing signal output 6 v100 +100v high power supply L3234 - l3235 5/26
5 7 ro1 ro2 out1 2 out2 cs co1 co2 cs line feeder l3235 gnd -vbat tip ring line terminals a b va ringing injector L3234 643 1 ca va c100 cvcc vcc gnd v100 +5v gnd +100v d94tl132 figure 3: L3234/l3235 circuit configuration when the ringing function is selected by the sub- scriber card, a low level signal is continuously ap- plied to pin 1 through a de coupling capacitor. then the logical ring drive signal cs provided by l3235 is applied to pin 2 with a cadenced mode. the ringing cycles are synchronised by the L3234 in such a way that the ringing starts and stops al- ways when the analog input signal crosses zero. when the ringing injection is enabled (cs = "1"), an ac ringing signal is injected in a balanced mode into the telephone line. when the ringing injection is disabled (cs = "0"), the output voltage on out2 raises to the high power supply, whereas on out1, it falls down to ground. the L3234 has a low output impedance when sending the signal, and high out put impedance when the ringing signal is disabled in fig. 4 the dynamic features of L3234 are shown. operation description the fig. 3 show the simplified circuit configuration of the L3234 solid state ringing injector when used with the l3235 line feeder. external components list in the following table are shown the recommended external components values for L3234. ref. value involved parameter or function r01, r02 82 w ringing feeding series resistors c01, c02 10 m f - 160v ringing feeding de coupling capacitors ca 4.7 m f - 10v low level ringing signal de coupling capacitor c100 100nf - 100v positive battery filter cv cc 100nf +5v supply filter L3234 - l3235 6/26
figure 5: test circuit data transmission interference test figure 4: dynamic features of L3234 data transmission interference test the L3234 meet the requirements of the technical specification st/paa/tpa/stp/1063 from the cnet. the test circuit used is indicated below. the measured error rate for data transmission is lower than 10 -6 during the ringing phase. this test measures if during the ringing phase the circuit induce any noise to the closer lines. L3234 - l3235 7/26
electrical characteristics (test conditions: v100 = +100v, v cc = +5v, t amb = 25c, unless oth- erwise specified) note: testing of all parameter is performed at 25 c. characterisation, as well as the design rule used al- low correlation of tested performance with actual performances at other temperatures. all pa- rameters listed here are met in the range 0 c to +70 c. for applications requiring operations in the standard temperature range (0 c to 70 c) use L3234. if operations are required in the ex- tended temperature range (-40 c to 85 c), use the L3234t. symbol parameter test condition min. typ. max. unit fig stand by mode: cs = "0" i s (v100) i s (v cc ) consumption va = 950mvrms; 50hz 45 560 100 800 m a m a v sout1 v sout2 dc output voltage va = 950mvrms; 50hz 92 6v v z sout1 z sout2 output impedance 70 70 k w k w 6 z out matching 15 % thd harmonic distortion during emission v line < 6dbm; f = 1khz -46 -40 db 7 ringing phase: cs = "1" dc operation i r (v100) i r (v cc ) consumption z line = va = 950mvrms; 50hz 2.5 2.2 5 3 ma ma v rout1 v rout2 dc output voltage va = 0v 44 44 56 56 v v v ih i ih (cs = 0) threshold voltage on the logical input cs va = 950mvrms; 50hz 2.0 1 v m a 8 v il i il (cs = 0) 0.8 1 v m a i lim dc line current limitation va = 0v 70 150 ma 12 ac operation v out1 /va v out2 /va ringing gain z line = 2.2 m f + 1k w va = 0dbm 29.5 29.5 30 30 db db 9 v out1 -v out1 ringing signal zline = 2.2 m f + 1k w va = 950mvrms; 50hz 57 60 vrms 9 thd v line harmonic distortion va = 950mvrms; 50hz 5 % z in (va) input impedance va = 950mvrms; 50hz 40 k w 10 z out differential output impedance i line < 50marms 20 w 11 test circuits figure 6. L3234 - l3235 8/26
1 7 82 w 2 cs 4.7 m f line feeder gnd -vbat vout1 a b L3234 6 3 4 zline=600 w ve 1khz vcc v100 d94tl133 5 vout2 82 w 10 m f/160v 10 m f/160v 1m w v test circuits (continued) figure 7. figure 8. figure 9. L3234 - l3235 9/26
test circuits (continued) figure 10. figure 11. figure 12. L3234 - l3235 10/26
description circuit description the l3235 subscriber line interface circuit (slic) is a bipolar integrated circuit in 60v tech- nology optimized for pabx application. the l3235 supplies a line feed voltage with a cur- rent limitation which can be modified by an exter- nal resistor (rlim). the slic incorporates loop currents, ground key detection functions with an externally programma- ble constant time. the two to four wires and four to two wires voice frequency signal conversion is performed by the l3235 and the line terminating and the balancing impedances are externally programmable. the device integrates an automatic power limita- tion circuit. in short loop condition the extra power is dissipated on one external transistor (text). this aproach allows to assembly the l3235 in a low cost standard plastic plcc28 package. the chip is protected by thermal protection at tj = 150 c. the slic is able to give a power up command for combo in off hook condition and an enable logic for solid state ringing injector L3234. the l3235 package is 28 pin plastic plcc. the l3235 has been designed to operate togheter with L3234 performing complete borsht function without any electromechanical ringing relay (see the application circuit fig. 16). plcc28 l3235 subscriber line interface circuit pin connection absolute maximum ratings symbol parameter value unit v bat battery voltage -54 v v cc positive supply voltage 5.5 v v ss negative supply voltage -5.5 v t j max. junction temperature 150 c t stg storage temperature -55 to +150 c operating range symbol parameter min. max. unit v bat battery voltage -52 -24 v v cc positive supply voltage 4.75 5.25 v v ss negative supply voltage -5.25 -4.75 v t op operating temperature for l3235 l3235t 0 -40 70 85 c c t j max junction operating temperature 130 c note: operating ranges define those limits between which the functionality of the device is guaranteed. L3234 - l3235 11/26
thermal data symbol description value unit r th j-amb thermal resistance junction-ambient max 80 c/w pin description pin name description 1v bat negative battery supply input. 2 ring ring wire of 2 wire line interface. 3 zac non inverting input of the ac impedance synthesis circuit. 4 vreg emitter connection for the external transistor. 5 agnd analog/digital ground. 6 bgnd battery ground. this is the reference for the battery voltage (note 1). 7 cac ac current feedback input. 8 rpc external protection resistors ac transmission compensation. 9 tx four wire transmitting amplifier output. 10 zb non inverting operational input inserted in the hybrid circuit for 2w to 4w conversion. the network connected from this pin to ground shall be a copy of the line impedance. 11 za vrx output buffer 2w to 4w conversion. 12 rx high impedance four wire receiving input. 13 v cc positive 5v supply voltage. 14 ref voltage reference output; a resistor connected to this pin sets the internal bias current. 15 v ss negative 5v supply voltage. 16 il transversal line current feedback divided by 50. 17 vpol non inverting operational input to implement dc character. 18 base driver for external transistor base. 19 lim voltage reference output; a resistor connected to this pin sets the value of line current limitation. 20 rng ringing logic input from line card controller. 21 sby stand by logic input (sby = 1 set line current limitation at 3ma). 22 pu power u.p logic output for the codec filter. (pu = 0 means codec filter activated) 23 cs ring injector enable for L3234 output. (cs = 1 means L3234 ringing injection enable). 24 oh hook status logic output (oh = 0 means off hook). 25 gdk ground key status logic output (gdk = 0 means ground key on). 26 rtf time constant hook detector filter input. 27 gkf time constant gk detector filter input. 28 tip tip wire of 2 wire line interface. note 1: agnd and bgnd pins must be tied together at a low impedance point (e.g. at card connector level). L3234 - l3235 12/26
functional description digital interface the different operating modes of the l3235 are programmed through a digital interface based on two input pins: 1)sby input programs the stand-by or ac- tive/ringing modes. 2)rng input programs the ringing on/off acti- vation condition for the L3234. the l3235 digital interface has four output pins : 1)oh provides the on hook/off hook or ring trip informations (active low). 2)gdk provides the ground key on/off informa- tion (active low). 3)pu must be connected to the enable input pin of codec/filter devices like etc 5054/57 and automatically activates this device when in active mode off-hook is detected or when ringing mode is selected. 4)cs output must be connected to the cs en- able input of the solid state ringing injector L3234. in this way the L3234 will be enabled when ring- ing mode is programmed and will be automat- ically disabled when the ring trip condition will be detected reducing the ringing signal disconnec- tion time after ring trip. the table 1 here below resumes the different op- eration modes and the relative logic output sig- nals. the two current detection (hook and gnd key) have internal fixed threshold. externally it is possi- ble to program their time costant through two r-c components connected respectively to pin 26 (rtf) and pin 27 (gkf). l3235 functional diagram L3234 - l3235 13/26
operating modes stand-by (sby = 1 and rng = 0) in stand-by mode the l3235 limits the dc loop current to 3 ma. in this mode all the ac circuits are active and all the ac characteristics are the same as in active mode. also the two line current detectors (hook and gnd key) are active but due to the loop current limited to 3 ma they will not be activated. this mode is useful in emergency condition when it is very important to limits the system power dis- sipation. ringing mode (sby = 0 and rng = 1) when ringing mode is selected "cs" pin is set to 1 in order to activate the L3234 ringing injector. see L3234 for detailed description. ring trip is detected by means of the same inter- nal circuitry used for off-hook detection. an off-hook delay time lower than 1 2 f ring should be selected. (see ext. components list). when ring trip is detected "cs" is automatically set to "0" allowing in this way a quick ringing dis- connection. after ring trip detection the card controller must set the l3235 in active mode to remove the inter- nal latching of the "cs" information. active mode (sby = 0 and cs1 = 0) in active mode the l3235 has the dc charac- teristic show in fig.13 the dc characteristics of l3235 has two different feeding conditions: 1)current limiting region : (short loop) the dc impedance of the slic is very high (>20 kohm) therefore the system works as a cur- rent generator. by the ext. resistor rlim con- nected at pin 19 it is possible to program limit- ing current values from 20 ma to 70 ma. 2) voltage source region (long loop). the dc impedance of the l3235 is almost equal to zero therefore the system works like a voltage generator with in series the two ex- ternal protection resistors rp. when a limiting current value higher than 40 ma is programmed the device will automatically re- duce to 40 ma the loop current for v ery short loop. this is done in order to limit the maximum power dissipation in very short loop to values lower than 2w for the external transistor and lower than 0.5w for the l3235 itself. this improve the system reliability reducing the l3235 power dissipation and therefore the inter- nal junction temperature. table 1. operating mode input pin line status output pin sby rng 0: on hook 1: off hook 0: no gnd key 1: gnd key on oh gdk pu cs active 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 ringing 0 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 0 0 1 0 1 0 0 0 0 0 1 0(*) 0(*) 0(*) stand-by 1 1 0 1 x x x x 1 1 1 1 1 0 0 1 (*)this status is latched and doesnt change until rng turn to 0 L3234 - l3235 14/26
ac characteristic a simplified ac model of the transmission circuits is shown in figure 15. where : v rx is the received signal v tx is the transmitted signal v l is the ac transversal voltage at line terminations. e g is the line open circuit ac voltage z l is the line impedance r p are the protection resistors z b is the line impedance balancing network z a is the slic impedance balancing network z ac program the ac line termination impedance r pc used for external protection resistors insertion loss compensation i l /50 is the ac transversal current divided by 50 cac ac feedback current decoupling figure 13: dc characteristic in active mode with two different values of limiting current (30ma and 70 ma). figure 14: line current versus loop resistance with two different values of limiting current (30ma and 70ma) L3234 - l3235 15/26
two wire impedance to calculate the impedance presented to the two wire line by the slic including the protection re- sistors r p and defined as z s let: v rx = 0 il/50 = il/50 (in first approximation) rp = 50 w z s = z ac /25 + 2r p z ac to make z s = 600 w z ac = 25 (z s - 2r p ) z ac = 25 (600 - 100) z ac = 12.5k w two wire to four wire gain (tx gain) let v rx = 0 g tx = v tx v l v tx v l = 2 z ac + r pc z ac + 50r p example: calculate gtx making r pc = 50 r p g tx = 2 z ac + 50 r p z ac + 50 r p = 2 as you can see the rpc resistor is providing the compensation of the insertion loss introduced by the two external protection resistors r p . four wire to two wire gain (rx gain) let eg = 0 g rx = v l v rx = 50 z l 25 ( z l + 2r p ) + z ac example: calculate g rx making z ac = 25 (z ml - 2 r p ) g rx = 50 z l 25 ( z l + 2r p - 2r p + z ml ) g rx = 2 z l z l + z ml in particular for z s = z l : g rx = 1 hybrid function to calculated the transhybrid loss (thl) let: eg = 0 thl = = vt x vr x = 4 ( z b z b + z a - 50 ( 2 r p + z l ) - 2r pc 50 ( 2 r p + z l ) - 2r ac ) example: calculating thl making r s = 50 r p , z s = 25 (zslic - 2 r p ) thl = 4 ( z b z b + z a - z l z l + z ml ) in particular if z a z b = z s z l thl = 0 from the above relation it is evident that if z s is equal to the z l used in thl test, the two z a , z b im- pedances can be two resistor of the same value. ac transmission circuit stability to ensure stability of the feedback loop shown in block diagram form in figure 15 two capacitors are required. figure 16 includes these capacitors cc and ch. ac - dc separation the high pass filter capacitor c ac provides the separation between dc circuits and ac circuits. a cac value of 100mf will position the low end fre- quency response 3db break point at 7hz, fsp = 1 2 p 220 w c ac figure 15: simplified ac circuits L3234 - l3235 16/26
external components list for l 3235 to set the slic into operation the following parameters have to be defined: - the ac slic impedance at line terminals "zs" to which the return loss measurements is referred. it can be real (typ. 600 w ) or complex. - the equivalent ac impedance of the line "zl" used for evaluation of the trans-hybrid loss performance (2/4 wire conversion). it is usually a complex impedance. - the value of the two protection resistors rp in series with the line termination. once, the above parameters are defined, it is possible to calculate all the external components using the following table. the typical values has been obt ained supposing: zs = 600 w ; zl = 600 w ; rp = 50 w name suggested value function formula r f c f 39k w 390nf delay time on-hook off-hook t = 0.69 c f 39k w (1) r gf c gf 39k w 390nf delay time gk detector t = 0.69 c gf 39k w r r 51k w bias set r lim 8.4k w to 33k w ext. current limit. progr. r lim = 564 i lim - 3ma cr 4.7 m f 6.3 v 30% negative battery filter c ac = 1 2 p 16k w fp r p 50 protection resistors 47 < r p < 100 w (2) r t 1m w 20% termination resistor c ac 100 m f 6.3v 20% dc/ac current feedback splitting c ac = 1 2 p 220 w f sp r pc 2500 w 1% r p insertion loss compensation r pc = 25 (2r p ) z ac 12500 w 1% 2w ac impedance programmation z ac = 25 (z s - 2r p ) c c 220pf 20% ac feedback compensation f1 = 300khz c c = 1 2 p f1 50r p z as 12500 w 1% slic impedance balancing net. z as = 25 (z s - 2r p ) r as 2500 w 1% ras = 25 (2r p ) zb 15k w 1% line impedance balancing net. z b = 25 zl c h 220pf 20% c c transybrid loss compensation c h = c c z ac z as c tx 4.7 m f 30% dc decoupling tx output c tx = 1 6.28 fp z load d1, d2 1n4007 line rectifier text (3) external transistor p diss > 2w, v ceo > 60v h fe > 40, i c > 100ma v be < 0.8v @ 100ma cv ss ; cv dd 100nf 5v supply filter c vb 100nf/100v v bat supply filter notes: 1) for proper operation cf should be selected in order to verify the following conditions: a) cf > 150nf b) t < 1/2 f ring f ring : ringing signal f requency 2) for protection purposes the rp resistor is usually splitted in two part r p1 and r p2 , with r p1 > 30 w . 3) ex: bd140; mje172; mje350.... (sot32 or sot82 package available also for surface mount). for low power application (reduced battery voltage) bcp53 (sot223 surface mount package) can be used. depending on application enviroment an heat sink could be necessary. L3234 - l3235 17/26
figure 16: typical appication circuit including L3234 and protection L3234 - l3235 18/26
electrical characteristics (test condition: refer to the test circuit of the fig. 17; v cc = 5v, v ss = -5v, v bat = -48v, t amb = 25 c, unless otherwise specified) note: testing of all parameters is performed at 25 c. characterization, as well as the design rules used allow correlation of tested performance with actual performance at other temperatures. all pa- rameters listed here are met in the range 0 c to +70 c. for applications requiring operations in the standard temperature range (0 c to 70 c) use L3234. if operations are required in the ex- tended temperature range (-40 c to 85 c), use the L3234t. symbol parameter test condition min. typ. max. unit fig. stand-by v ls output voltage at tip/ring pins i line = 0 35.7 39 v i lcc short circuit current stand-by, sby = 1 2 3 4 ma dc operation v lp output voltage at tip/ring pins i line = 0 i line = 50ma 35.7 35.2 39 39 v v i lim current progr. i lim prog. = 70ma 63 70 77 ma i lim current progr. 8.4k w < r lim < 33k w 20 70 ma i o on-hook threshold 5 i f off-hook threshold 10 i lgk gk detector threshold 10 17 gklim ground key current limitation ring to bgnd 13 22 ma gkov ground key threshold overloap gklim-ilgk 1 ma i max max. output current at tip/ring i lim = 70ma 90 140 ma iv cc supply current from v cc i line = 0 6.2 8 ma iv ss supply current from v ss iline = 0 1.6 2.1 ma iv bat supply current from v bat iline = 0 2.8 3.6 ma ac operation z tx sending output impedance pin 9 (tx) 10 w z rx receiving input impedance pin 12 (rx) 1 m w r l 2w return loss f = 300 to 3400hz 20 36 db a1 thl trans hybrid loos f = 300 to 3400hz 20 36 db a2 g s sending gain f = 1020hz i l = 20ma 5.82 6.02 6.22 db a3 g sf flatness f = 300 to 3400hz -0.2 0.2 db g sl linearity -20db to 10dbm -0.2 0.2 db g r receiving gain f = 1020hz i l = 20ma 0.2 0 0.2 db a4 g rf flatness f = 300 to 3400hz -0.2 0.2 db g rl linearity -20dbm to +4dbm -0.2 0.2 db np4w psoph. noise at tx -69 -62 dbmp np2w psoph. noise at line -75 -68 dbmp s vrr relative to v bat versus line terminal versus tx terminal f = 1020hz v s = 100mvpp -30 -24 db db a5 s vrr relative to v cc and v ss versus line terminal versus tx terminal f = 1020hz v s = 100mvpp -20 -14 db db l tc l/t conversion measured at line terminals f = 300 to 3400 i line = 20ma 49 53(*) db db a6 t lc t/l conversion measured at line terminals f = 300 to 3400 i line = 20ma 46(*) db a7 (*) selected parts l 3235c L3234 - l3235 19/26
figure 17: test circuit electrical characteristics (continued) symbol parameter test condition min. typ. max. unit fig. digital static interface v il input voltage at logical "0" input sby, cs1 0 0.8 v v ih input voltage at logical "1" input sby, cs1 2 5 v i il input current at logical "0" input sby, cs1 10 m a i ih input current at logical "1" input sby, cs1 10 m a v ol output voltage at logical "0" i out = 1ma i out = 10 m a 0.5 0.4 v v v oh output voltage at logical "1" i out = 10 m a i out = 1ma 4 2.7 v v L3234 - l3235 20/26
appendix a l3235 test circuits referring to the test circuit reported in fig 17 you can find the proper configuration for the main measurements. in particular: a-b: line terminals c: tx sending output on 4w side d: rx receiving input on 4w side figure a1: 2w return loss figure a2: trans-hybrid loss r l = 20 log | z ml - z | | z ml + z | = 20 log | 2v s | | e | figure a3: sending gain t hl = 20log v s v r 100 m f 100 m f 100 m f 100 m f 100 m f 100 m f L3234 - l3235 21/26
test circuits (continued) figure a4: receiving gain figure a5: svrr relative to battery voltage vb figure a6: longitudinal to transversal conversion 100 m f 100 m f 100 m f 100 m f L3234 - l3235 22/26
appendix b layout suggestions standard layout rules should be followed in order to get the best system performances: 1) use always 100nf filtering capacitor close to the supply pins of each ic. 2) the l3235 bias resistor (rr) should be connected close to the corresponding pins of l3235 (ref and agnd). figure a7: transversal to longitudinal conversion L3234 - l3235 23/26
heptawatt (surface mount) package mechanical data dim. mm inch min. typ. max. min. typ. max. a 4.8 0.189 c 1.37 0.054 d 2.4 2.8 0.094 0.110 d1 1.2 1.35 0.047 0.053 e 0.35 0.55 0.014 0.022 f 0.6 0.8 0.024 0.031 f1 0.9 0.035 g 2.41 2.54 2.67 0.095 0.100 0.105 g1 4.91 5.08 5.21 0.193 0.200 0.205 g2 7.49 7.62 7.8 0.295 0.300 0.307 h2 9.2 10.4 0.362 0.409 h3 10.05 10.4 0.396 0.409 l 4.6 5.05 0.181 0.198 l1 3.9 4.1 4.3 0.153 0.161 0.170 l2 6.55 6.75 6.95 0.253 0.265 0.273 l3 5.9 6.1 6.3 0.232 0.240 0.248 l5 2.6 2.8 3 0.102 0.110 0.118 l6 15.1 15.8 0.594 0.622 l7 6 6.6 0.236 0.260 m 0.17 0.32 0.007 0.012 v2 8 (max) dia 3.65 3.85 0.144 0.152 L3234 - l3235 24/26
plcc28 package mechanical data dim. mm inch min. typ. max. min. typ. max. a 12.32 12.57 0.485 0.495 b 11.43 11.58 0.450 0.456 d 4.2 4.57 0.165 0.180 d1 2.29 3.04 0.090 0.120 d2 0.51 0.020 e 9.91 10.92 0.390 0.430 e 1.27 0.050 e3 7.62 0.300 f 0.46 0.018 f1 0.71 0.028 g 0.101 0.004 m 1.24 0.049 m1 1.143 0.045 L3234 - l3235 25/26
information furnished is believed to be accurate and reliable. however, sgs-thomson microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of sgs-thomson microelectronics. specifications men- tioned in this publi cation are subject to change without not ice. this publication sup ersedes and replaces all information previously supplied. sgs-thomson microelectronics products are not authorized for use as critical components in life support dev ices or systems without ex- press written approval of sgs-thomson microelectronics. ? 1995 sgs-thomson microelectronics - all rights reserved sgs-thomson microelectronics group of companies aust ralia - brazil - france - germany - hong kong - italy - japan - korea - malaysia - malta - morocco - the netherlands - singapore - spain - sweden - switzerland - taiwan - thaliand - united k ingdom - u.s.a. L3234 - l3235 26/26

▲Up To Search▲

Price & Availability of L3234

	To Download L3234 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .